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ABSTRACT In this paper, authors present their work on FPGA hardware implementation of proposed 
DOA estimation algorithms employing LU factorization. Both L and U matrices were considered in 
computing the angle estimates. Hardware implementation was done on a Virtex-5 FPGA and its 
experimental verification was performed using NI PXI platform which provides modules for data 
acquisition, RF down-conversion, digitization, etc.  A uniform linear array consisting of four antenna 
elements was deployed at the receiver. LabVIEW FPGA modules with high throughput math functions 
were used for implementing the proposed algorithms. Matlab simulations of the proposed algorithms were 
also performed to validate the efficacy of the proposed algorithms prior to hardware implementation of the 
same. Both Matlab simulation and experimental verification establish the superiority of the proposed 
methods over existing methods reported in the literature such as QR decomposition based implementations. 
FPGA compilation results report low resource usage and faster computation time compared with QR based 
hardware implementation. Performance comparison in terms of estimation accuracy, percentage resource 
utilization, and processing time is also presented for different data and matrix sizes. 
INDEX TERMS FPGAs, LU factorization, NI PXI platform, pipelined architecture 
I. INTRODUCTION 
With the rapid advances in the different fields of 
communication technologies, DOA estimation finds 
important practical applications in areas such as channel 
estimation and equalization, echo and interference 
cancellation, source localization in radar and sonar systems, 
beam forming ‘smart’ adaptive antenna arrays in wireless 
mobile communications systems, and MIMO systems [1-4]. 
Majority of the research work reported in these areas has 
focused primarily on numerical simulations of the algorithms 
for DOA estimation to establish their accuracy and efficacy 
[5-11]. However, due to the practical significance of these 
problems, these algorithms are required to be implemented 
and tested on real hardware to validate their viability in terms 
of computational speed, memory requirements, and 
implementation cost in hardware. In addition, most 
applications require the DOA estimates to be computed in 
real-time (with computation speeds of the order of a few 
microseconds or even nanoseconds) such as in tracking a 
very fast moving target using a radar or sonar. 
The performance of a DOA algorithm is determined by 
several factors such as the size, number of elements and 
spacing of the antenna array as well as different 
configurations of impinging signals. Many DOA techniques 
exist [5-10], which are based on analysis of covariance 
matrix using Eigen Value Decomposition (EVD) or analysis 
of received data matrix using Singular Value Decomposition 
(SVD). Both EVD and SVD based algorithms involve 
separating noise and signal subspaces that can be used to 
infer angles of arrival of impinging signals. 
Matrix operations are at the heart of computations in array 
signal processing, in general, and DOA estimation, in 
particular. The complexity of the DOA estimation algorithm 
is determined by the matrix operations and the size of the 
matrices involved. The following paragraphs provide an 
overview of some of the important matrix computation 
techniques applied to DOA estimation algorithms. 
  
QR decomposition algorithm factorizes a matrix into two 
matrices Q and R as A=QR , where Q is orthogonal and R is 
upper triangular matrix, and the process can be inverted 
simply by multiplying the two matrices. There are three 
different methods to calculate R and Q matrices: Gram-
Schmidt procedure Givens Rotations, and Householder 
Reflections, and Modified Gram-Schmidt. QR 
decomposition is a subspace scheme that applies to data 
received from multiple antenna array configurations to 
calculate the signal and noise spaces [21-22]. Compared with 
either SVD or EVD which are widely used in subspace 
techniques such as ESPRIT and MUSIC [15-19], QR is less 
computationally complex and is less expensive in terms of 
resource requirements. The QR factorization for 
( )N N requires O((4N3/3)) flops. 
LU factorization factors a matrix A as a product of two 
matrices L and U such that A = LU where L is 
lower triangular matrix and U is upper triangular matrix. In 
L, diagonal elements are all 1 and elements located above the 
diagonal are all zero. In U, elements below the diagonal are 
zero. LU factorization is used for decomposing the data 
correlation matrix into signal and noise subspaces [23]. The 
LU factorization has much less complexity compared to QR 
factorization. LU factorization requires O(2N3/3) flops which 
are half the number of flops required for QR. Low number of 
flops will reduce the memory storage and the processing 
time. 
For hardware implementation of DOA estimation 
algorithms, it is important to consider the computational 
complexity of the algorithm besides its speed and accuracy in 
calculating the DOA estimates, and the suitability of the 
chosen hardware platform for real-time implementation in 
terms of speed, memory requirements, scalability, and 
development cost. 
In [25-26], a hardware implementation is presented of 
novel DOA estimation methods which are based on QR 
decomposition. A least squares (LS) approach or a total least 
squares technique (TLS) is applied and finally EVD of an 
LL   matrix is calculated to estimate the DOAs where L  is 
the number of sources. QR schemes are unlike the other 
existing schemes where EVD is applied on the spectral cross 
correlation matrix and SVD is applied on the data matrix. In 
both cases the dimension is M which is the case in most of 
the real-world applications - the number of antenna elements 
M  is much greater than the number of sources L . 
The methods presented in [25-26] have been implemented 
in LabVIEW software and tested on a prototype built using 
National Instruments (NI PXI) platform. These methods 
require less computational time compared to well-known 
DOA methods MUSIC and ESPRIT [10, 17].  The 
experimental results verified the successful implementation 
of the proposed DOA estimation methods. However, real-
time implementation on a hardware platform such as FPGA 
(field programmable gate array) was not studied. The 
following paragraphs will describe why the FPGA platform 
is suitable for hardware prototyping. 
The silicon area consumed (and in turn power and cooling 
requirements) and execution time of the hardware 
implementation for complex signal processing algorithms has 
often been a bottleneck in the practical deployment of these 
algorithms in modern mobile communication systems [27]. 
Real-time implementation of sophisticated DOA estimation 
algorithms is no exception [28-29]. For example, DOA 
estimation such as for a smart antenna system requires orders 
of magnitude of MAC (multiply and accumulate) operations 
which are beyond processing capabilities of currently 
available DSPs (digital signal processors). However, 
massively parallel computational devices such as FPGAs are 
well suited for these challenges especially with inherently 
parallel algorithms such as DOA estimation algorithms. 
FPGAs employ various reconfigurable processing elements 
such as Complex Programmable Logic Devices (CPLDs), 
memory-based Look-Up-Table (LUTs), and high-speed 
Digital Signal Processing elements (DSPs) that are optimized 
for implementation of complex signal processing algorithms. 
Authors of [30-31] propose two FPGA implementations of 
Minimum Variance Distortion-less Response (MVDR) and 
Bartlett methods for DOA estimation, one using Xilinx 
MicroBlaze soft processor and the other using full custom 
VHDL programming. This work reports several orders of 
magnitude improvement in performance in terms of 
computation time and resource utilization for implementation 
in FPGA hardware, in comparison with software 
implementation of the said DOA estimation algorithms. For a 
circular antenna array of size 8 the designs were able to 
estimate DOA in the order of seconds in the case of soft 
processor and microseconds in the case of optimized VHDL 
design using Xilinx Virtex-5 FX70 FPGA chip [32-33]. 
In [47], authors present a very recent work on real-time 
FPGA implementation of DOA estimation algorithms based 
on QR decomposition. The performance of the proposed 
algorithms is compared with existing hardware 
implementations reported in the literature of unitary-MUSIC 
[48], MUSIC [49] and ESPRIT [50] algorithms. The 
proposed implementation compares favorably with existing 
implementations. 
In this paper, we propose DOA estimation algorithms 
based on LU factorization; one method considering partial L 
matrix (LU-L), and the other considering partial U matrix 
(LU-U). These methods have been verified through Matlab 
simulations before being implemented on a Xilinx Virtex-5 
FPGA using LabVIEW FPGA high throughput modules. 
Experimental validation of the proposed DOA estimation 
algorithms has been performed through real-time testing on a 
hardware prototype built using NI PXI platform, as well as 
through LabVIEW FPGA hardware simulations. The 
performance of the proposed algorithms in terms of 
estimation accuracy, resource utilization, and processing time 
has been compared with QR decomposition-based DOA 
  
estimation methods (QR-R, QR-Q). Both simulations and 
real-time experiments establish LU-U to be superior to others 
in all performance parameters. However, QR-R has been 
found to have slightly better estimation accuracy (compared 
with LU-U) which comes at a much higher cost in terms of 
FPGA resources consumption and processing time. LU-U 
consumes the least amount of FPGA resources whereas QR-
R consumes the highest. In addition, LU-U has been also 
found to be the fastest in computing the DOA estimates. 
This paper is organized as follows: Section II presents the 
system model; section III describes the hardware 
implementation of the proposed DOA estimation algorithms 
using a pipelined architecture; section IV discusses the 
FPGA resources utilization for the proposed algorithms as 
well as LU and QR factorization; Section V presents Matlab 
and FPGA simulation results; Section VI describes the 
experimental setup for the real-time FPGA DOA estimation 
and presents the experimentation results; and conclusions are 
presented in section VII. 
 
II. SYTEM MODEL 
A uniform linear array (ULA) consisting of four omni-
directional antennas is shown in Fig. 1. The distance 
between the adjacent antennas is 16 cm which is equivalent 
of having the wavelength of 900 MHz. Single source 1K =  
and multiple narrowband sources 2K = are considered for 
testing using real hardware, LabVIEW software, and 
LabVIEW FPGA module. 
 
FIGURE 1.  A uniform linear array (ULA) and a single source in the far-
field of the ULA 
 
We consider the cases of 1K =  and multiple narrowband 
sources 2K =  present in the far-field region of a ULA 
consisting of M=4 elements. The sources are assumed to be 
lying at the angles of 1 2  and  . At any time instant t, the 
snapshot of the signal received at the ULA can be expressed 
as: 
( ) ( )2 / cos( ) ( ) ( ); 1,2, ,4   1,2
1
x s n
  −
= + = =
=
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K j dm it t e t m and Km i m
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   (1) 
where ( )tsi  is the signal from the i-th incident source,   is 
the wavelength, ( )2/=d  the spacing distance of ULA, 
and ( )mn t  is the noise at the m-th element. 
The received data can be expressed as: 
            
( ) ( ) ( )( )X A S N= +t t t ,         (2) 
where A(θ) is the (M x K)  array response matrix given as: 
       1 2( ) ( ) ( ) )   = K KA a a a( ,      (3) 
Where a(θi) for i=1,2, …, K is the corresponding array 
response vector.                                                                     
( ) ( )( )1 ,   exp 2 cos /a     = = −
 
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K K k ku where u j d         (4) 
S(t) is the vector of received signals given by: 
           1 2( ) ( ) ( ) ( )= K
T
Kt t t tS s s s ,                 (5)  
and, 
    
( ) ( )1( )N n n=   L Mt t t ,                      (6) 
is the ( )1M  additive white Gaussian noise (AWGN) 
vector. Here and in the following, the superscripts T and * 
denote the transpose and conjugate operations, respectively. 
A. PROPOSED DOA ESTIMATION METHODS 
In the proposed methods, we employ LU decomposition to 
find the DOAs of multiple RF incident sources. The DOA 
information can be extracted either from signal space of the 
lower triangular matrix L  or the signal space of the upper 
triangular matrix U .  Least square (LS) approach of finding 
the direction matrix is applied. Detailed information about 
the proposed methods are given in the following subsections. 
 
Method 1: Extract DOAs from L matrix employing shift 
invariant property of the array. 
 
In this method, LU factorization is employed to estimate 
the lower triangular matrix L . The following steps show the 
proposed method in details for multiple sources 2K =  and 
the number of antennas 4M = . 
 
Step 1: Apply LU  factorization on data matrix R. 
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Step 2: Extract The first two columns of L  which is span 
the same signal space as the columns of the steering vectors 
in ( )A .     
So, the signal space for the two sources 2M£sL can be 
obtained as: 
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The data matrix Ls  with dimension ( )2M   will be used 
to estimate the DOAs.  Doolittle’s method can be applied to 
find the entries of L  and U as: 
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Step 3: Partition Ls  data matrix into two (3 2)  sub-
matrices such that: 
                             
1
2
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(2 : 4,1: 2)
L L
L L
=
=
s s
s s
        (10) 
Since range of    sl A = , there must exist a unique 
matrix T, such that: 
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where  1 1 2( ) ( ) ( )  = 1 1A a a  is the ( )3 2 array response 
matrix, ( ) 31 1 11a   =  L
T
u ,and   is  an ( )2 2  
diagonal matrix containing information about the DOAs of 
incident sources. 
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It can be easily seen that    1 12s sl l A
  = =
 
.   
Since 1 2  l ls sand  span the same signal space. This leads to 
both spaces related by a nonsingular transform  as follows: 
        2 1l l=s s                               (12) 
Since A is a full rank for uncorrelated sources, (30) can be 
expressed as: 
       T T =  
-1                             (13) 
The eigenvalues of the matrix  are the diagonal elements 
of  . Finding the eigenvalues of   will lead to obtaining 
the DOAs for incident sources. 
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The least square solution of (14) can be found as: 
               
1
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−
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Step 4:  Compute the eigenvalues  k  of the matrix   in 
(15). 
 
Step 5:  Estimate the DOAs of multiple incident sources 
using the following expression: 
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where K  is the k
th eigenvalue. 
 
Method 2: Extract DOAs from U data matrix employing 
the shift invariant property of the array. 
 
The output data matrix U  from (7) and ESPRIT shift 
invariant rotational property of the array will be used to 
estimate the DOAs of incident sources as follows: 
 
Step 1: Extract the signal space from the data matrix U . The 
signal space Us  for the K=2 sources can be obtained by 
selecting the first 2 rows of 2 rows of  U as: 
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U
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Step 2: Perform the Hermitian operation ( )
H
g on the data 
matrix in (17). 
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where ( )

g represents conjugate operation. 
Step 3: Partition the Uss  matrix into ( )3 2 two sub 
matrices  1 ss2  U Uss and   as follows: 
  
1
2
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s ss
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                          (19) 
Since range of    ssU A = , there must exist a unique 
matrix T, such that: 
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Since 1 ss2  U Uss and span the same signal space, they are 
related by a nonsingular transform  as follows: 
  2 1= s sU U                                 (21) 
The LS (least square) solution of (21) can be found as: 
                  
1
1 1 1 2
H
s s s s
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-
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Step 4: Compute the eigenvalues  k  of the matrix   in 
(22). 
  
Step 5: Estimate the DOAs of multiple incident sources 
using the following expression: 
          
( )( )
1ˆ cos
2
−
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where $K  is the estimated DOA of the k
th source for 
1,2K = . 
III. HARDWARE IMPLEMENTATION OF PROPOSED DOA 
ALGORITHMS 
For hardware implementation of the proposed DOA 
estimation algorithms, we selected Xilinx Virtex-5 FPGA 
target hardware and programmed it using LabVIEW software 
[34]. LabVIEW graphical software facilitates configuring NI-
certified hardware modules in a block diagram fashion, 
which is suitable for fast prototyping designs. 
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FIGURE 2.  Hardware implementation model 
 
The hardware implementation model is shown in Fig. 2. 
Signals received from the ULA are down-converted, 
digitized, and stored in a FIFO (first-in first-out queue). 
These steps are executed on the host (PC) while the DOA 
estimation algorithm is executed on the FPGA target. Signal 
data is transferred to the FPGA through the FIFO using direct 
memory access for speedy transfer. 
Fig. 3 shows the pipelined architecture for the 
implementation of the proposed DOA estimation algorithm 
on the target FPGA. The different stages of the pipeline 
represent the major operations of the algorithm. Data flows 
from one stage of the pipeline to the next one permitting high 
throughput implementation for the chosen algorithm.  
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FIGURE 3.  Pipelined execution of DOA estimation algorithm based on 
LU factorization 
Stage 1: The covariance matrix Rxx  is estimated based on 
the data received from the four antenna array of the ULA. 
The estimated covariance matrix from a number of 
snapshots can be calculated as: 
        1
1ˆ ( ) ( ) ( ) ( )R x x x x
=
 = =
 
NH H
xx
t
E t t t t
N
           (24) 
where N  is the number of snapshots, and ( )x t is the 
column vector from the ith antenna element. The entries of 
the covariance matrix  Rxx  can be expressed as: 
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For hardware implementation, signal data is first retrieved 
from the FIFO and the covariance matrix ˆxxR is generated 
through multiply and accumulate operations. 
 
Stage 2: In the second stage, the LU factorization is 
performed using the Doolittle method [ ]. LU factorization 
factors the correlation matrix  Rxx   as a product of two 
matrices L and U such that  R LU=xx  where L is 
lower triangular matrix and U is upper triangular matrix. In 
L, diagonal elements are all 1 and elements located above the 
diagonal are all zero. In U, elements below the diagonal are 
zero. Signal space can be extracted from the L and U 
matrices which can be determined using the following steps. 
 
Step 1: The elements of first row of the matrix U can be 
calculated from the first row of Rxx as: 
      1 1  for 1=  j ju r j M                         (26) 
Step 2: The element of the first column of L can be 
calculated from the first column of Rxx and the element 11
u
 
as: 
        11
11
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r
L i M
u
                           (27) 
Step 3: Since the first row of U and first column of L are 
known, the elements of the second row of U can be 
calculated as: 
            2 2 21 1  for 2= −   j j ju r l u j M             (28) 
 
Step 4: Now, the second column of matrix L can be 
calculated as: 
     2 1 122
22
-
 for 3

=  i ii
r l u
L i M
u
              (29)    
Step 5: Following the same procedure above, the remaining 
columns of L and rows of U can be calculated. Table 1 
below shows the matrix operations for computing the 
elements of L and U matrices. 
 
For hardware implementation of the proposed methods, 
we need to compute only the first two rows of U matrix and 
the first two columns of L since we consider the case of two 
incident sources (K = 2).  Table 1 below lists the operations 
for this partial LU factorization. 
 
 
  
TABLE 1 
MATRIX OPERATIONS FOR COMPUTING ELEMENTS OF L AND U MATRICES 
Us Matrix Ls Matrix 
First row Second row 
First 
column 
Second column 
11 11=u r  21 0=u  11 1=l  12 0=l  
12 12=u r  22 22 21 12 = −u r l u  
21
21
11
=
r
l
u
 
22 1=l  
13 13=u r  23 23 21 13 = −u r l u  
31
31
11
=
r
l
u
 32 31 1232
22
 −
=
r l u
l
u
 
14 14=u r  24 24 21 14 = −u r l u  
41
41
11
=
r
l
u
 42 41 1242
22
 −
=
r l u
l
u
 
 
Fig. 4 below illustrates the sequence of operations and data 
flow for the partial LU factorization listed in Table 1. rij are 
elements of the covariance matrix Rxx. Column 1 of the L 
matrix is computed first, followed by the second row of 
matrix U. Finally, the second column of L matrix is 
computed. As can be seen in the diagram, operations under 
each column in Table 1 can be computed in parallel. 
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FIGURE 4.  Sequence of operations and data flow of partial LU 
factorization 
 
For further processing (in Stage 3), matrix L is partitioned 
into two submatrices as given by (10), and matrix U is also 
partitioned into two submatrices as given by (19). The 
implementation of these steps using LabVIEW FPGA 
module is shown in Fig. 5 and Fig. 6 below. It is worth 
pointing out here, that for Stage 3, either L matrix or U 
matrix is used but not both at the same time. 
 
FIGURE 5.  Generation of Ls matrix and its partitioning in LabVIEW 
FPGA 
 
FIGURE 6.  Generation of Us matrix and its partitioning in LabVIEW 
FPGA 
 
Figures 7 and 8 below show the FPGA implementation of 
QR-Q decomposition. We observe that it requires much 
higher number of operations compared with LU-L and LU-
U. In addition, it needs to implement the vector norm 
operation required in QR decomposition, as shown in Fig. 8.  
For QR-Q decomposition shown in Fig. 7, the rectangular 
box with red vertical lines is the sub-VI that implements the 
vector norm operation shown in Fig. 8. The implementation 
of QR-R is not shown here due its huge size. 
FIGURE 7.  Generation of Qs matrix and its partitioning in LabVIEW 
FPGA 
 
FIGURE 8.  Generation of vector norm operation in LabVIEW FPGA 
Stage 3: The least square (LS) solution of 
1
1 1 1 2l l l l
−
  =
 
H
s s s s  in (15) (if matrix L is chosen) or   that 
of
1
1 1 1 2U U U U
−
 =
 
H
s s s s  in (22) (if matrix U is chosen) is 
implemented in this stage. The implementation of LS 
solution in LabVIEW FPGA requires a matrix inversion 
operation and complex-number multiplication operations.  
  
As shown in Fig. 9, the implementation of matrix inverse 
operation in LabVIEW FPGA requires six complex-number 
multipliers, two subtractions, one addition, one division, 
and eight real multipliers. The complex-number 
multiplication operation is different from real multiplication 
operation in terms of complexity and processing time. In 
finding the LS in (15) and (22) complex-number 
multiplication operations are required. Fig. 10 shows the 
implementation of complex-number multiplier for the inner 
product of a row vector with dimension ( )1 4 and a 
column vector with dimension of ( )4 1  in LabVIEW 
FPGA. It requires four complex-number multipliers and six 
additions. 
FIGURE 9.  Implementation of matrix inverse operation for a 2x2 matrix 
in LabVIEW FPGA 
 
FIGURE 10.  Complex-number multiplier for inner product of a row 
vector and a column vector in LabVIEW FPGA 
Stage 4: In this stage, eigen decomposition is performed to 
obtain the eigenvalues of matrix   (given in (15)) for the L 
matrix, and those of matrix   (given in (22)) for the U 
matrix. Several approaches have been proposed for 
implementation of the eigen decomposition using FPGA 
Hardware. The most popular algorithms are Jacobi based 
Rotation, cyclic Jacobi rotation, Approximate Jacobi 
Method, and Algebraic Method.  Calculating the eigen 
decomposition for symmetric matrices with small 
dimension such as 3x3 or less the Algebraic Method 
achieves a high throughput with much smaller number of 
slices as compared to Jacobi Methods []. Algebraic method 
is the appropriate choice since 2x2 matrix is considered for 
the case of K=2 sources. In our method, only hardware 
implementation for the eigenvalues is required. For a given 
matrix A, the eigenvalues can be calculated as 
( ) 0determinant A I− = . 
For a 2x2 matrix, the eigenvalues for A are the solution of 
quadratic equation which involves the computation of the 
complex square root.  Consider a complex number 
z x jy= + , where Re( )  ( )x z and y Im z= = ,the square of z 
can be calculated as: 
                     x jy a jb+ = +                            (30)
                                                                                       
 
2 2
 ,    
2 2
+ +
= =
x x y y
a b
a                      (31) 
 
Fig. 11 below shows the implementation of the complex 
square root in LabVIEW FPGA. It requires four multipliers, 
two additions, one divisions, and two square roots. 
 
 
FIGURE 11.  Computation of square root of a complex number in 
LabVIEW FPGA 
 
As shown in Fig. 12, the eigen decomposition for the case 
of a 2x2 matrix can be implemented in LabVIEW FPGA 
using three complex multipliers, two real multipliers, four 
divisions, and six additions. 
FIGURE 12.  Implementation of eigen decomposition in LabVIEW 
FPGA 
Stage 5: This is the final stage in the pipeline in which 
angle estimates are computed according to (16) for the Ls 
matrix and (23) for the Us matrix. Its implementation in 
LabVIEW FPGA is shown in Fig. 13 below. A look-up 
table (LUT) stores the pre-computed values of cos-1() for 
speedy computation. The ACOS module shown in the 
figure is used for this purpose. 
FIGURE 13.  Computation of angle estimates in LabVIEW FPGA 
 
  
IV. FPGA RESOURCES UTILIZATION AND 
PROCESSING TIME 
The proposed algorithms have been implemented in 
hardware on a Virtex-5 FPGA and NI PXI platform. 
Programming was done using LabVIEW FPGA modules 
with high throughput mathematical operations available for 
implementation on FPGAs. Separate LabVIEW codes 
(called VIs - virtual instruments) were developed that 
implement the proposed DOA algorithms employing LU-U 
and LU-L factorization. LabVIEW FPGA codes employing 
QR-Q and QR-R factorization were also developed for 
comparison. All these VI code files were compiled for 
testing and performance evaluation of the DOA estimation 
algorithms in real-time. A successful compilation produces 
a report on the FPGA resources consumed and processing 
time required (in MHz). Implementation of QR-Q, QR-R, 
LU-L and LU-U factorization was also separately compiled 
for performance evaluation of these methods of 
factorization which are at the heart of DOA estimation. 
LabVIEW FPGA VIs for three different data sizes were 
compiled and information on resources and timing 
requirements was recorded. Fixed-point data representation 
was selected and three different data sizes were used. The 
data sizes used are 16/8, 20/10, and 24/12 where the first 
number indicates word length in bits and the second 
number indicates integer length in bits. 
B. LU AND QR FACTORIZATION 
Table II below shows the count of various mathematical 
operations required to implement QR and LU factorization 
for (4x4) and (8x8) sized matrices using LabVIEW FPGA.  
We observe from the table that QR-R and QR-Q consume 
the highest amount of resources compared to the proposed 
methods LU-U and LU-L, with LU-U consuming the least 
amount of resources. For example, LU-U for an 8x8 matrix 
requires only 7 complex multipliers compared with 112 for 
QR-R, 16 for QR-Q, and 14 for LU-L. In terms of 
performance, the proposed LU methods provide an accurate 
estimation for the DOA but the QR-R has slightly better 
performance at low SNR coming at the cost of higher 
processing time and larger number of resources. It can also 
be noted that computational complexity and resource 
requirements for QR will increase significantly with 
increase in size of the matrix. Moreover, LU-U is the fastest 
in execution and QR-R is the slowest as is evident by the 
number of clock cycles taken. 
TABLE II 
COUNT OF MATHEMATICAL OPERATIONS FOR QR AND LU FACTORIZATION 
Operations 
QR-Q QR-R LU-L LU-U 
(4x4) (8x8) (4x4) (8x8) (4x4) (8x8) (4x4) (8x8) 
Addition  20 44 69 224 6 14 6 15 
Subtraction  0 16 0 16 0 0 0 0 
Multiplication  0 32 16 32 17 41 4 4 
Complex  
Multiplication 
 
8 16 41 112 6 14 3 7 
Division  16 2 0 0 2 2 1 1 
Square Root 
 
2 2 2 2 0 0 0 0 
Total  # of 
Operations  
46 112 128 386 31 71 14 27 
# of Clock 
Cycles taken 
59 60 75 93 22 25 20 23 
 
Fig.14 (a) and 14 (b) show the percentage Device 
utilization and timing for each of QR-Q, QR-R, LU-U, and 
LU-L decomposition methods for a 4x4 and 8x8 matrix, 
respectively. It follows from the above discussion that LU-U 
stands out as the winner as it uses the least amount of 
resources and completes the decomposition of a matrix in the 
fastest time. 
 
 
FIGURE 14(a).  % Device utilization and timing for QR and LU 
factorization of a 4x4 matrix 
 
 
  
 
FIGURE 14(b).  % Device utilization and timing for QR and LU 
factorization of a 8x8 matrix 
C. DOA ESTIMATION 
Table III below shows the count of FPGA resources 
consumed (for word length of 16 bits and integer size of 8 
bits) in the implementation of DOA estimation algorithm 
employing QR-Q, QR-R, LU-U, and LU-L. It can be 
clearly seen that DOA estimation employing LU-U 
consumes the least amount of resources while QR-R 
consumes the highest amount of resources. 
 
TABLE III 
FPGA RESOURCES CONSUMED FOR DOA ESTIMATION USING QR AND LU 
Word 
Length 
DOA_QR_Q DOA_QR_R DOA_LU_U DOA_LU_L 
Count of  
Max. 
Available 
Total 
Slices 
9555 10846 8867 8914 14720 
Slice 
Registers 
18778 22840 16710 16763 58880 
Slice 
LUTs 
24820 30568 22936 23438 58880 
Block 
RAMs 
10 10 10 10 244 
DSP48s 270 418 240 265 640 
 
The following figures show the percentage device 
utilization and processing time (timing in MHz) for DOA 
estimation for three different data sizes of 16/8, 20/10, and 
24/12, respectively. It can be observed that overall LU-U 
outperforms all other methods in terms of resource utilization 
as well as processing time. For example, the processing time 
for the data size 24/12 is 51.08 MHz for LU-U, 47.33 MHz 
for LU-L, 44.78 MHz for QR-Q, and 42.75 MHz for QR-R. 
The percentage of resource utilization for slice registers for 
the data size 24/12 is 33.6 % for LU-U, 34.2 % for LU-L, 
38.1 % for QR-Q, and 47.3% for QR-R.   It can also be 
observed that increase in data size results in higher amount of 
resources required and higher processing time (due to 
decrease in frequency), without appreciable improvement in 
performance and increase in estimation accuracy. 
Performance evaluation from simulations and real-time 
experiments of the proposed DOA estimation algorithms is 
presented and discussed in the next section. 
 
 
 
FIGURE 15(a).  % Device utilization and timing for DOA estimation with 
16/8 data size 
 
 
 
 
FIGURE 15(b).  % Device utilization and timing for DOA estimation with 
20/10 data size 
 
  
 
 
FIGURE 15(c).  % Device utilization and timing for DOA estimation with 
24/12 data size 
 
V. SIMULATION RESULTS 
The performance of the proposed DOA estimation methods 
is compared with QR decomposition method. It is verified 
through Matlab simulations, simulations in LabVIEW 
FPGA, and by conducting experiments in real-time. Two 
separate cases are considered with a single source 1K = , 
and two sources 2K =  placed at arbitrarily selected angles 
from the array reference. 
A. MATLAB SIMULATION RESULTS 
The performance is measured in terms of root mean square 
error (RMSE) for the azimuth and elevation angles 
estimation. We consider eight antenna elements in total for 
single source and multiple sources experiments. The 
distance between the adjacent elements is taken to be half 
the wave length of the incoming signal, and the number of 
uncorrelated sources are taken as two non-coherent sources 
 1 K = for the first and  2 K = for the second experiment. 
Monte-Carlo trials are considered. The RMSE for the DOA 
estimation for multiple sources is defined as:  
 
    
2
1
ˆ( )
K
i i
i
RMSE E  
=
 = −
 
               (32) 
where i  represents the source index,  E Q represents the 
expectation value of a random variable Q . 
Single RF Incident Source 
We consider a single source with direction of arrival angle  
75 = o , SNR range is set from -5 to 30 dB, and the number 
of snapshots is 500. Monte-Carlo trials of 300 are used. Fig. 
16 shows the RMSE values using the proposed methods LU-
L and LU-U, and QR-R and QR-Q methods versus SNR. 
We observe from the Fig. 1 that the proposed method has 
good performance even at low SNR. On the other hand, the 
QR-R method has slightly better performance but high 
computational complexity once it compares with proposed 
methods. 
 
 
FIGURE 16. Simulated DOA estimates of the proposed methods (LU-L, 
LU-U) and (QR-Q, QR-R) method for single source lying at 75o from the 
array reference 
Two RF Incident Sources 
The case of two uncorrelated sources is also considered with 
direction of arrival angles at 65o and 85o from the array 
reference. SNR range is set from 5 to 30 dB, and the number 
of snapshots is 500. Monte-Carlo trials of 300 are used. The 
combined RMSE values for the two sources is shown in Fig. 
17 versus SNR for the proposed methods LU-L and LU-U, 
and QR-R and QR-Q methods. We can see from Fig. 17 that 
the proposed method has very good estimation which is 
indicated through lower RMSE especially at low SNR. The 
QR-R method has slightly better performance at low SNR 
but similar performance at higher SNR such as 10 dB. 
However, QR-R Method has higher complexity and 
computational time.   
 
 
FIGURE 17. Simulated DOA estimates of the proposed methods (LU-L, 
LU-U) and (QR-Q, QR-R) method for two sources lying at 65o and 85o 
from the array reference 
  
B. LABVIEW FPGA SIMULATION RESULTS 
Verification of the FPGA implementation of proposed 
DOA estimation algorithms based on LU decomposition 
has been also done using LabVIEW simulations. The 
implementation of these algorithms using LabVIEW FPGA 
modules has been discussed in Section 3 above. Simulation 
results of proposed algorithms have been compared with 
QR-based algorithms. Fig. 18 shows the results at the end 
of LabVIEW simulation for DOA estimates (using QR and 
LU methods) performed with two sources placed at angles 
80o and 120o, respectively. 
 
 
FIGURE 18. LabVIEW FPGA Simulation results for DOA estimates of the 
proposed methods (LU-L, LU-U) and (QR-Q, QR-R) method for two 
sources lying at 80 o   and 120o from the array reference 
Simulations were conducted with SNR ranging from 0 dB 
to 25 dB. DOA estimates were obtained through simulations 
running for 50 iterations with 100 snapshots in each iteration. 
Simulations were performed with both a single source and 
two sources placed at different angles. Fig. 19 shows 
performance graphs for DOA estimation accuracy for LU 
and QR based methods measured in RMSE for both a single 
source and two sources for different values of SNR in the 
range 0 dB to 25 dB. 
 
 
FIGURE 19. Performance Comparison of DOA estimation of the 
proposed methods (LU-L, LU-U) and (QR-Q, QR-R) method for both one 
and two sources 
It is clear from these graphs that LU-U has higher DOA 
estimation accuracy compared with QR-Q and LU-L, with 
QR_R slightly better than LU-U. However, the higher 
accuracy for QR-R also comes at a higher cost in terms of 
FPGA resource requirements and processing time. Therefore, 
considering all performance parameters, we find LU-U to be 
the optimum method for hardware real-time implementation 
of DOA estimation algorithms. 
 
VI. REAL-TIME EXPERIMENTAL VERIFICATION 
Real-time experimental verification of the proposed 
algorithms was carried out using NI PXI platform which 
houses a data acquisition module, digitizers, RF 
downconverters, RF up-converters, local oscillators, 
arbitrary waveform generators, and an FPGA module 
FlexRIO with Xilinx Virtex-5. 
A. EXPERIMENTAL SETUP 
The experimental setup with two transmitters and a uniform 
linear array with four antenna elements deployed at the 
receiver is shown in Fig. 20. The inter element spacing 
between the receiver antennas is half wavelength (λ/2). 
 
  
 
FIGURE 20. Experimental setup showing two transmitters (in the 
foreground) and a 4-element antenna array and PXI system (in the 
background) 
The NI PXI transmitter is implemented as shown in Fig. 
21. LabVIEW built-in functions for source coding, channel 
coding, and modulation are used to first generate a signal in 
the digital domain. This digital signal is then converted to an 
intermediate frequency (IF) analog signal using an arbitrary 
waveform generator (AWG) module (NI PXI-5421). Next, 
the analog signal is converted to a radio frequency (RF) 
signal using an up-converter module (NI PXIe-5652).  
Finally, the signal is amplified before transmission using RF 
amplifier module (NI PXI-5691). All these modules are 
housed in the PXI chassis as shown in Fig. 22. The 
transmitter unit acts as a source lying in a far field region of 
the receiver. 
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FIGURE 21. Transmitter unit block diagram 
RF Amplifier AWG
Upconverter
LO
 
FIGURE 22. NI PXI transmitter modules in the NI PXI platform chassis 
The AWG runs at a maximum sampling rate of 100 
million samples per second. The IF signal has a frequency of 
25 MHz and the maximum frequency of the RF signal 
generated by the up-converter is 2.7 GHz. 
The receiver units on the NI PXI chassis are shown in Fig. 
23 below. Each receiver unit is composed of an RF 
downconverter (PXIe-5601) and a high speed digitizer 
(PXIe-5622). The NI PXI chassis shown in Fig. 23 houses 
four receiver units (each connected to an antenna in the 4 
element ULA), a local oscillator, and FlexRIO FPGA 
module. All the receiver units share the same clock generated 
by the local oscillator (LO). 
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FIGURE 23. NI PXI receiver modules in the NI PXI platform chassis 
The downconverter operates at a maximum frequency of 
2.7 GHz and a bandwidth of 15 MHz. The received signal is 
downconverted to an IF signal of 15 MHz which is then fed 
to a digitizer operating at a maximum sampling frequency of 
64 Mega Samples/s. The outputs of the digitizers are 
modulated signals in (I, Q) form, from which the amplitude 
and phase information of the message signal is extracted. 
B. REAL-TIME EXPERIMENTS FOR DOA ESTIMATION 
The real-time experiments conducted for the validation of 
the proposed DOA estimation algorithms followed the 
procedure described below: 
 
Step 1: Compile the LabVIEW FPGA codes for DOA 
estimation algorithms. 
 
LabVIEW FPGA codes for DOA estimation algorithms 
employing LU and QR decomposition methods are compiled 
separately to run on the target FPGA. These cannot be 
combined to run in one code as they cannot fit in the limited 
resources available on the Xilinx Virtex-5 FPGA. The 
implementation of the proposed algorithms has been 
discussed in detail in Section III. The FPGA resource 
utilization and processing time information generated after 
successful compilation of the LabVIEW codes has been 
presented in Section IV. 
Step 2: Setup the transmitter and receiver units and check 
signal reception. 
 
Setup the transmitter and receiver units as mentioned in 
Section VI-A above. Send a 1 GHz sine wave signal from the 
transmitter unit and check signal reception at the receiver 
unit. This is done to check signals are received at the receiver 
with acceptable signal strength. Fig. 24 shows signal 
reception at the four receivers in the NI PXI receiver unit. 
 
  
 
FIGURE 24. The received signal strength from source 1 (1 GHz 
sinewave) at the four element ULA at the receiver (seen in NI-RFSA Soft 
Front Panel on each of the four RF Downconverters (RF DC1 – DC4)) 
 
Step 3: Run the DOA FPGA LabVIEW code and configure 
the front panel for real-time data acquisition.  
 
On the transmitter side, each source is configured to 
transmit a sine wave of 1 GHz with an IQ rate of 1 Mega 
Samples/s, and an SNR of 10 dBm. On the receiver side, RF 
downconverters for each channel are selected (under NI-
RFSA Devices) and IQ carrier frequency and sampling rate 
are set using the front panel user interface shown in Fig. 25. 
The figures also show a snapshot of I and Q signals acquired 
in real-time on each of the four receive channels. 
 
 
FIGURE 25. Hardware settings for the receiver as seen on the LabVIEW 
user interface (left) and real-time I and Q data signals received on each 
of the 4 channels of the ULA 
 
Step 4: Perform co-phase synchronization to calibrate the 
phase differences of all RF receiver channels. 
The direction of arrival information of the RF source 
signal impinging on the receiver antennas of the ULA is 
extracted from the phase shifted copies of the source signal 
received at the antennas. The phase shift is due to the time 
delay of the signal arriving at the other antennas of the ULA 
with respect to one antenna treated as the reference antenna. 
Thus, in order to avoid estimation errors, it is extremely 
important to co-phase the receiver antennas with respect to 
the reference antenna. 
The front panel view of the phase synchronization module 
developed in LabVIEW is shown in Fig. 26. The co-phase 
synchronization is done separately for each channel with 
respect to the reference channel. The figure shows the 
measured mean initial phase difference between the signal 
received from Channel 0 antenna (reference) and Channel 1 
antenna. This phase offset value is introduced in the received 
signals to compensate for this phase difference and make 
Channel 1 in co-phase with Channel 0. Fig. 26 shows the 
phase difference between the two channels before and after 
introducing the phase offset. The other channels (2 and 3) are 
co-phased with Channel 0 in the same manner. 
 
 
FIGURE 26. Co-phase synchronization of Channel 1 with Channel 0; 
before (left) and after synchronization (right) 
 
 
Step 5: Run the LabVIEW FPGA code for DOA estimation 
and record the estimated angles. 
 
DOA estimates are obtained for both a single source and 
two sources placed at arbitrary angles with respect to the 
ULA. Fig. 27 shows DOA estimates using LU-L and LU-U 
methods for a single source placed at an angle of 80o and Fig. 
28 shows DOA estimates using LU-L and LU-U methods for 
two sources placed at an angle of 75o and 110o, respectively. 
It can be seen that the DOA estimates with LU-U are more 
accurate and closer to the actual angle(s). 
 
  
 
FIGURE 27. Real-time FPGA DOA estimates using LU-L and LU-U 
methods for a single source located at 80o 
 
 
FIGURE 28. Real-time FPGA DOA estimates using LU-L and LU-U 
methods for two sources located at 75o and 110o , respectively 
 
For comparison, DOA estimates employing QR 
factorization method were also obtained. Fig. 29 below 
shows the DOA estimates using QR methods for two sources 
placed at an angle of 75o and 110o, respectively. 
 
 
FIGURE 29. Real-time FPGA DOA estimates using QR-Q and QR-R 
methods for two sources located at 75o and 110o, respectively 
C. REAL-TIME DOA ESTIMATION RESULTS 
Experimental verification for a single source and two sources 
placed at arbitrary angles was performed with 20 trials (1000 
snapshots and 10 iterations in each trial) and the mean values 
of DOA estimates were calculated. This step validated the 
real-time performance of the proposed DOA estimation 
algorithms. The results of these trials are shown in Table IV 
and Table V for one source and two sources, respectively. 
 
TABLE IV 
MEAN DOA ESTIMATE OF 20 SUCCESSFUL TRIALS FROM REAL-TIME 
EXPERIMENTAL VERIFICATION WITH ONE SOURCE 
 Real-time DOA Estimation 
Actual location: 
One Source 
Proposed Proposed 
QR-Q QR-R 
LU-L LU-U 
90° 89.34° 89.63° 89.32° 89.83° 
80° 79.45° 79.78° 79.26° 79.80° 
75° 75.31° 75.12° 74.65° 75.12° 
60° 60.54° 60.31° 60.65° 60.86° 
55° 55.75° 54.87° 55.82° 55.42° 
 
TABLE V 
MEAN DOA ESTIMATE OF 20 SUCCESSFUL TRIALS FROM REAL-TIME 
EXPERIMENTAL VERIFICATION WITH TWO SOURCES 
Actual 
location: 
Two 
sources 
Real-time DOA Estimation 
Proposed 
LU-L 
Proposed 
LU-U QR-Q QR-R 
(75°, 110°)   (75.42°, 109.31°) (75.12°, 109.56°) (75.72°, 109.41°) (75.22°, 109.83°) 
(70°, 95°) (68.81°, 94.45°) (70.52°, 94.32°) (69.03°, 94.62°) (70.12°, 94.81°) 
(50°, 65°) (48.71°, 64.62°) (49.23°, 65.67°) (48.62°, 65.82°)  (49.83°, 64.35°) 
(100°, 125°) (99.03°, 123.89°) (99.52°, 124.41°) (99.23°, 124.12°) (99.31°, 124.56°) 
 
It is clear from the test results shown in the tables above 
that LU-U and QR-R offer higher accuracy in DOA 
estimation compared with LU-L and QR-Q. Although the 
estimation accuracy of both LU-U and QR-R is comparable, 
LU-U is better overall as it consumes fewer resources and 
executes faster. 
 
VII. CONCLUSIONS 
In this paper, we presented the FPGA hardware 
implementation of two proposed DOA estimation 
algorithms based on LU decomposition. We evaluated the 
performance of these algorithms through software 
simulations, FPGA hardware simulations, and through real-
time experiments. Experimental validation was done on a 
hardware prototype built using NI PXI platform, which 
allowed for real-time testing of the proposed algorithms. 
Performance was compared with QR decomposition-based 
algorithms. LU-U was found to be the optimum method for 
DOA estimation in terms of FPGA resource utilization, 
processing time, computational complexity, and estimation 
accuracy. 
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